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Abstract In this paper, a double phase-shift control strategy 
is proposed for a full-bridge three-level (FBTL) dc/dc converter 
in dc distribution systems with the medium dc bus voltage. The 
proposed control strategy can effectively reduce the voltage 
change rate dv/dt and voltage stress on the transformer, which 
means that the reliability and EMC of the FBTL dc/dc converter 
can be improved. The operation principle and performances of 
the proposed control strategy is analyzed in detail. Finally, the 
simulation results are presented to verify the proposed control 
strategy. 
Keywords Full-bridge; medium dc bus voltage; phase-shift; 
three-level dc/dc converter. 
I. INTRODUCTION  
Dc distribution systems and dc micro-grids have been 
proposed as promising solutions for future smart-grid systems 
because of their clear merits, such as no reactive power, no 
frequency stability, high conversion efficiency, and easy 
system control [1-3]. Furthermore, dc-based data centers and 
residential systems have been increasingly developed recently 
[4], [5]. The performance of dc systems highly depends on 
dc/dc converters, which are responsible for delivering power 
and changing voltage levels in dc grids. Generally, a high or 
medium dc voltage is needed for the dc distribution systems 
and micro-grids to reduce the transmission losses and increase 
the power delivery capability. Therefore, the scientific 
researches on the medium voltage dc/dc converters with high 
performance and high reliability are quite desired. 
The three-level (TL) dc/dc converter is attractive for the dc 
distribution grids with the medium dc bus voltage [6]. So far, a 
number of studies have been done on TL based dc/dc 
converters [7-15]. In [7], a zero voltage and zero current 
switching half-bridge (HB) TL dc/dc converter was proposed, 
in which a flying capacitor in the primary side is added to 
make the phase-shift control strategy applied to TL dc/dc 
converter. Based on [7], an auxiliary circuit is added in the 
secondary side to reduce the circulating current for improving 
the efficiency [8]. In [9], a new four-switch HB zero-voltage-
switching (ZVS) TL dc/dc converter was proposed, which 
features with simple and compact circuit structure by adding 
one additional wire between the mid-points of the input 
capacitors and switching pairs but removing two clamped 
diodes. The new solutions to achieve the wide range soft-
switching are discussed in [10] based on the circuit structure 
of the four-switch HBTL converter, in which four kinds of 
new pulse-wide modulation PWM TL dc/dc converters are 
proposed for the industrial application. A secondary-side 
phase-shift-controlled ZVS dc/dc converter with wide voltage 
gain and a three-phase dc/dc converter with low voltage stress 
on the power switches are proposed in [11] and [12] for the 
high voltage applications. Two control strategies which are 
chopping phase-shift (CPS) control and double phase-shift 
(DPS) control respectively are presented in [13] and [14] for 
the isolated full-bridge three-level (FBTL) dc/dc converter. 
But the two control strategies both cause high voltage change 
rate dv/dt on the primary side voltage of the transformer, 
which would cause large electromagnetic interference (EMI) 
and thus lead them not suitable for the medium or high voltage 
applications. In [15], an improved FBTL dc/dc converter with 
a voltage balance control strategy of the input capacitors is 
proposed to reduce the dv/dt. However, a passive filter is 
inserted into the primary side of the transformer, which would 
result in reducing the voltage conversion rate and efficiency. 
In this paper, a double phase-shift control strategy is 
proposed for the FBTL dc/dc converter applied to the dc grids 
with the medium dc bus voltage. Comparing with the 
conventional control strategy, the proposed control strategy 
can effectively reduce the voltage change rate dv/dt and 
voltage stress on the transformer, and thus improve both EMI 
and reliability of the converter. The operation principle and 
performance of the proposed control strategy are analyzed in 
detail. Finally, the simulation results are shown to validate the 
proposed double phase-shift control strategy. 
This paper is organized as follows. Section II analyzes the 
operation principle of the proposed double phase-shift control 
strategy in detail. Section III analyzes the characteristics and 
performances of the FBTL dc/dc converter under the proposed 
control strategy theoretically. Section IV presents the 
simulation results to verify the theoretical analysis. Finally, the 
main contributions of this paper are summarized in Section V. 
II. OPERATION PRINCIPLE 
Fig. 1 shows the circuit structure of the FBTL dc/dc 
converter and main operation waveforms under the proposed 
double phase-shift control strategy. Ci1 and Ci2 are two input 
capacitors which split the input voltage Vin into V1 and V2. S1-
S8 and D1-D8 are power switches and their body diodes. C1-C8 
are junction capacitors. Cs1 and Cs2 are two flying capacitors. 
D9-D12 are four clamped diodes. Lr is leakage inductance of 
the transformer Tr. In the secondary side, there are four 
rectifier diodes Dr1-Dr4, an output filter Lo, and an output filter 
capacitor Co. In Fig. 1(a), the input voltage is Vin; the voltage 
between point a and b is Vab; the primary current of the 
transformer is ip; the current through output filter inductor is 
iLo; the output current and voltage are Io and Vo; the turns ratio 
of the transformer Tr is n. In Fig. 1(b), drv1-drv8 are driving 
signals of the switches S1-S8; 1 and 2 are two time delays. 
For simplifying the analysis, some assumptions are made: 
1) all the capacitors and inductances are ideal; 2) all the power 
devices and the diodes are ideal; 3) the power switches S1-S8 
have the same parasitic capacitors, which means that C1 = C2 
= C3 = C4 = C5 = C6 = C7 = C8 = Cj; 4) the input divided 
capacitors Ci1 and Ci2 are large enough to be regarded as two 
voltage sources with the value of Vin/2; 5) the two flying 
capacitors Cs1 and Cs2 are large enough to be regarded as two 
voltage sources with the values of Vin/2; and 6) the output 
filter inductance Lo is large enough to be regarded as a 
constant current source during a switching period. 
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Fig. 1. Circuit structure and main operation waveforms. (a) Circuit Structure. 
(b) Main waveforms under the proposed control strategy 
Fig. 2 shows the equivalent circuits under the proposed 
double phase-shift control strategy.
Stage 1 [t0 - t1]: During this period, S1, S2, S7, and S8 are all 
on-state, so Vab equals Vin and the input power transfers to the 
load from Dr1 and Dr4. During this stage, the primary current 
of the transformer ip is Io/n. 
Stage 2 [t1 - t2]: At t1, S1 is turned off. Then Io is reflected to 
the primary side, which means ip is still Io/n to charge C1 and 
discharge C4 via Cs1. Therefore, Vc1 increases and Vc4 
decreases linearly. 
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Stage 3 [t2 - t3]: At t2, Vc1 increases to Vin/2 and D9 conducts, 
which clamps Vc4 at 0 V. Therefore, S4 can be turned on with 
zero-voltage. During this stage, Vab is Vin/2 and ip remains Io/n. 
Stage 4 [t3 - t4]: At t3, S8 is turned off; ip maintains at Io/n to 
charge C8 and discharge C5 via Cs2. Vc8 increases and Vc5 
decreases linearly. 
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Stage 5 [t4 - t5]: At t4, Vc8 increases to Vin/2 and D12 
conducts, which clamps the voltages of S5 at 0 V. So S5 can be 
turned on with zero-voltage. During this stage, Vab is 0 V and 
ip is Io/n. 
Stage 6 [t5 - t6]: At t5, S2 is turned off. Then C2 is charged 
and C3 is discharged; Vab changes to negative. The current ip 
starts to decrease and is not enough to provide Io, so Dr1, Dr2, 
Dr3, and Dr4 conduct simultaneously, which clamps both the 
primary and secondary voltage at 0 V. Thus the voltage of Vab 
is fully applied on Lr. During this stage, Lr resonates with C2 
and C3. 
5( ) cos ( )
o
p r
Ii t t t
n
                       (7) 
2 5( ) sin ( )
o
c r r
IV t Z t t
n
                 (8) 
3 5( ) sin ( )2
in o
c r r
V IV t Z t t
n
             (9) 
where / (2 )r r jZ L C , 1/ (2 )r j rC L . 
The duration of the stage 6 is: 
6 5 (arcsin ) /2
in
r
o r
V nt t
I Z
                (10) 
6 6 5( ) cos ( )
o
p r
I
i t t t
n
                    (11) 
Stage 7 [t6 - t7]: At t6, Vc2 increases to Vin/2; Vc3 decreases to 
0 V; Vab decreases to -Vin/2. Then D3 conducts, which clamps 
the voltage of S3 at 0 V, so S3 can be turned on with zero-
voltage. Because Dr1, Dr2, Dr3, and Dr4 keep conducting, -Vin/2 
is fully applied on Lr, so ip decays linearly: 
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At t7, the primary current of transformer is  
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Stage 8 [t7 - t8]: At t7, S7 is turned off; C7 is charged and C6 
is discharged; Vab changes from -Vin/2 to -Vin. During this 
stage, ip continues to decrease and Dr1, Dr2, Dr3, and Dr4 
remain conducting, which clamps both the primary and 
secondary voltage at 0 V. During this stage, Lr resonates with 
C6 and C7, so the voltages on C6 and C7 can be given by 
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Stage 9 [t8 - t9]: At t8, the voltage of S7 is Vin/2, D6 conducts, 
which clamps the voltage of S6 at 0 V, therefore S6 can be 
turned on with zero-voltage. Dr1, Dr2, Dr3, and Dr4 still keep 
conducting, thus the voltage on Lr is -Vin and ip decreases 
linearly: 
8 8( ) ( ) ( )inp p
r
V
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                        (17) 
Stage 10 [t9 - t10]: At t9, ip decreases to 0 A, which means 
the current direction of ip would changes. The voltage on Lr 
remains -Vin, so ip still decreases linearly. 
Stage 11 [t10 - t11]: At t10, ip reaches to the negative reflected 
output current whose value is -Io/n. Then Dr1 and Dr4 are 
turned off, and the input power transfers to load from Dr2 and 
Dr3. 
At t11, S4 is turned off. The second half cycle [t11 - t21] starts. 
The following analysis is similar to the first half cycle [t1 - t11], 
which is not repeated here. 
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(k) 
Fig. 2. Equivalent circuits. (a) [t0-t1]. (b) [t1-t2]. (c) [t2-t3]. (d) [t3-t4]. (e) [t4-t5]. (f) [t5-t6]. (g) [t6-t7]. (h) [t7-t8]. (i) [t8-t9]. (j) [t9-t10]. (k) [t10-t11] 
 
III. CHARACTERISTIC AND PERFORMANCES 
In this section, the characteristic and performances of the 
FBTL dc/dc converter under the proposed control strategy are 
analyzed in detail. 
A. Voltage Stress of Power Switches 
From the above analysis, all the power switches of the 
FBTL converter only need to withstand half of the input 
voltage. 
B. Duty Cycle Loss 
[t5 - t10] and [t15 - t20] are time intervals of duty cycle losses 
as shown in Fig. 1(b), in which the primary current of the 
transformer ip changes from the positive (or negative) 
direction to the negative (or positive) reflected output filter 
inductor current. The two time intervals are the same and can 
be given by 
2
10 5 20 15
2
2
r o
in
L It t t t
n V
                     (18) 
According to (18), the duty cycle loss in one switching 
cycle namely Dloss can be calculated by 
10 5 20 15 2( ) ( ) 4 r o
loss
s s in s
t t t t L I
D
T T n V T
            (19) 
C. Conditions of ZVS Achievement for Power Switches  
1)  Leading Switches 
The zero-voltage switch-on of the leading switches S1, S4, 
S5, and S8 are mainly decided by the reflected current from the 
output filter inductance. Normally, the output filter inductance 
is quite large enough to let the leading switches achieve zero-
voltage switch-on even at light load. For instance, in order to 
ensure the zero-voltage switch-on of the leading switch S4, the 
energy E1 is needed to fully discharge the parasitic capacitor 
C4 and charge the intrinsic capacitor C1. The expression of E1 
can be given by 
2 2 2
1 1 4
1 1 1( ) ( )
2 2 2 2 4
in in
j in
V VE C C C V          (20) 
2) Lagging Switches 
Only the energy of the leakage inductance (and resonant 
inductance if adding in the circuit) is used for realizing the 
zero-voltage switch-on of lagging switches S2, S3, S6, and S7. 
Therefore, in order to achieve the zero-voltage switch-on, the 
following equation (21) should be satisfied. 
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D. Output Characteristic 
The output voltage Vo can be calculated by 
1 2
1 2
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IV. SIMULATION VERIFICATION 
In order to verify the proposed double phase-shift control 
strategy, a simulation model is built in PLECS, whose 
parameters are listed in Appendix. 
In the simulation model, 2 is set as 5us and the output 
voltage Vo is controlled by adjusting 1. Fig. 3 shows the 
simulation results including voltages Vin, Vab, Vo and currents ip, 
io under the proposed control strategy. Fig. 4 shows the 
comparison results between the control strategy in [14] and the 
proposed control strategy. From Fig. 4, it can be observed that 
the voltage change rate dv/dt of Vab is effectively reduced by 
utilizing the proposed double phase-shift control strategy, 
which means the voltage stress on the transformer is reduced, 
as marked in Fig. 4(b). 
Vin (V)
Vab (V)
ip (A)
iLo (A)
Io (A)
Vo (V)
t (100us/div)  
Fig. 3. Simulation results under the proposed control strategy including Vin, 
Vab, Vo, ip, iLo, and Io. 
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Fig. 4. Comparison results including Vab and ip. (a) Under the control strategy 
in [14]. (b) Under the proposed control strategy. 
V. CONCLUSION AND FUTURE WORK 
In this paper, a double phase-shift control strategy is 
proposed for the FBTL dc/dc converter which is applied to dc 
distribution grids with the high dc bus voltage. By utilizing the 
proposed double phase-shift control strategy, the voltage 
change rate dv/dt and voltage stress on the transformer are 
effectively reduced, which means the EMI and reliability of 
the converter can be improved. The operation principle and 
performance of the FBTL dc/dc converter under the proposed 
control strategy are analyzed in detail. Finally, a simulation 
model is built and simulation results validate the effectiveness 
and feasibility of the proposed control strategy. 
APPENDIX 
See Table I. 
TABLE I.  PARAMETERS OF THE SIMULATION MODEL 
Component Description 
Turns Ratio of the Transformer Tr (n : 1) 4 : 1 
Input Capacitors C1 and C2 (uF) 4700 
Output Filter Inductor Lo (uH) 1000 
Output Filter Capacitor Co (uF) 4700 
Input Voltage Vin (kV) 4 
Output Voltage Vo (V) 800 
2 (us) 5 
Output Power (kW) 64 
Switching Frequency (kHz) 5 
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